INTRODUCTORY VHDL : FROM SIMULATION TO SYNTHESIS
Saved in:
| Hovedforfatter: | |
|---|---|
| Format: | Bog |
| Udgivet: |
NEW DELHI
PEA
2001
|
| Fag: | |
| Tags: |
Tilføj Tag
Ingen Tags, Vær først til at tagge denne postø!
|
MARC
| LEADER | 00000nam a2200000Ia 4500 | ||
|---|---|---|---|
| 100 | |a YALAMANCHILI, S | ||
| 250 | |||
| 020 | |||
| 650 | |a ELECTRONICS ENGG., VHDL , SIMULATION , SYNTHESIS | ||
| 245 | |a INTRODUCTORY VHDL : FROM SIMULATION TO SYNTHESIS | ||
| 260 | |a NEW DELHI |b PEA |c 2001 | ||
| 082 | |a - | ||
| 300 | |a xii+ 395 | ||
| 952 | |0 0 |1 0 |4 0 |7 0 |9 15404 |a 00000013 |b 00000013 |d 2018-05-02 |g 295.00 |l 1 |o - |p 7554 |r 2018-07-11 00:00:00 |s 2018-02-23 |w 2017-05-16 |y RB | ||
| 999 | |c 5212 |d 5212 | ||